

# **Miniaturization and future prospects of Si devices**

**G-COE PICE International Symposium and  
IEEE EDS Minicolloquium on Advanced  
Hybrid Nano Devices:  
Prospects by World's Leading Scientists**


**October 4, 2011**

**Hirosi Iwai,  
Tokyo Institute of Technology**

First Computer Eniac: made of huge number of vacuum tubes 1946

Big size, huge power, short life time filament



→ dreamed of replacing vacuum tube with solid-state device



Today's pocket PC  
made of semiconductor  
has much higher  
performance with  
extremely low power  
consumption




# Mechanism of MOSFET (Metal Oxide Semiconductor Field Effect Transistor)




0 bias for gate

Surface Potential (Negative direction)





Positive bias for gate



**1960**: First MOSFET  
by D. Kahng and M. Atalla


## Top View




**Si/SiO<sub>2</sub> Interface is exceptionally good**

# 1970,71: 1st generation of LSIs

**1kbit DRAM** Intel 1103



**4bit MPU** Intel 4004



2011

Most recent SD Card



# Most Recent SD Card




128GB (Bite)  
= 128G X 8bit = 1024Gbit  
= 1.024T(Tera)bit

1T =  $10^{12}$  = 1 Trillion

World Population : 6 Billion  
Brain Cell : 10~100 Billion  
Stars in Galaxy : 100 Billion

# Most Recent SD Card






2.4cm X 3.2cm X 0.21cm

Volume: 1.6cm<sup>3</sup>      Weight: 2g

Voltage: 2.7 - 3.6V



Old Vacuum Tube:

5cm X 5cm X 10cm, 100g, 100W

1Tbit = 10k X 10k X 10k bit

Volume = 0.5km X 0.5km X 1km  
= 0.25 km<sup>3</sup> = 0.25X10<sup>12</sup>cm<sup>3</sup>

Weight = 0.1 kgX10<sup>12</sup> = 0.1X10<sup>9</sup>ton = 100 M ton

Power = 0.1kWX10<sup>12</sup>=50 TW

Supply Capability of Tokyo Electric Power Company: 55 BW<sub>9</sub>

So, progress of IC  
technology is most  
important for the  
power saving!

# Downsizing of the components has been the driving force for circuit evolution



1900	1950	1960	1970	2000
Vacuum Tube	Transistor	IC	LSI	ULSI
10 cm	cm	mm	10 $\mu\text{m}$	100 nm
$10^{-1}\text{m}$	$10^{-2}\text{m}$	$10^{-3}\text{m}$	$10^{-5}\text{m}$	$10^{-7}\text{m}$

In 100 years, the size reduced by one million times.  
There have been many devices from stone age.  
**We have never experienced such a tremendous reduction of devices in human history.**

# Downsizing

## 1. Reduce Capacitance

→ Reduce switching time of MOSFETs

→ Increase clock frequency

    → Increase circuit operation speed

## 2. Increase number of Transistors

→ Parallel processing

    → Increase circuit operation speed

---

Downsizing contribute to the performance increase in double ways

Thus, downsizing of Si devices is the most important and critical issue.<sup>12</sup>


**Many people wanted to say about the limit.**

**Past predictions were not correct!!**

---


Period	Expected limit(size)	Cause
Late 1970's	1μm:	SCE
Early 1980's	0.5μm:	S/D resistance
Early 1980's	0.25μm:	Direct-tunneling of gate SiO <sub>2</sub>
Late 1980's	0.1μm:	'0.1μm brick wall'(various)
2000	50nm:	'Red brick wall' (various)
2000	10nm:	Fundamental?

# Transistor Scaling Continues






# 5 nm gate length CMOS

Is a Real Nano Device!!




*Length of 18 Si atoms*




H. Wakabayashi  
et.al, NEC

IEDM, 2003



0 bias for gate

Surface Potential (Negative direction)




@ $V_g=0V$ ,  
Transistor cannot  
be switched off

# Prediction now!

## Limitation for MOSFET operation

Tunneling  
distance

3 nm



**Lg = Sub-3 nm?**


Below this,  
no one knows future!

# Prediction now!

## Limitation for MOSFET operation

Tunneling distance

3 nm




**Lg = Sub-3 nm?**

Below this,  
no one knows future!

## Ultimate limitation

Atom distance

0.3 nm



No one can make a MOSET  
below this size!

# Question:

How far we can go  
with downscaling?

# How far can we go for production?

Past

0.7 times per 3 years

In 40 years: 18 generations,  
Size 1/300, Area 1/100,000

Now

1970年

10 $\mu\text{m}$  → 8 $\mu\text{m}$  → 6 $\mu\text{m}$  → 4 $\mu\text{m}$  → 3 $\mu\text{m}$  → 2 $\mu\text{m}$  → 1.2 $\mu\text{m}$  → 0.8 $\mu\text{m}$  → 0.5 $\mu\text{m}$  →  
0.35 $\mu\text{m}$  → 0.25 $\mu\text{m}$  → 180nm → 130nm → 90nm → 65nm → 45nm → 32nm


---

Future

→ (28nm) → 22nm → 16nm → 11.5 nm → 8nm → 5.5nm? → 4nm? → 2.9 nm?


- At least 4,5 generations to 8nm
- Hopefully 8 generations to 3nm

# Subthreshold leakage current of MOSFET



# V<sub>th</sub> cannot be decreased anymore


Log scale Id plot




SS value:

Constant and does not become small with down-scaling


# Subthreshold leakage current of MOSFET



# The limit is deferent depending on application




## Scaling Method: by R. Dennard in 1974



**Wdep:** Space Charge Region  
(or Depletion Region) Width

Wdep has to be suppressed  
Otherwise, large leakage  
between S and D




Potential in space charge region is  
high, and thus, electrons in source are  
attracted to the space charge region.

**K=0.7**  
for  
example


X , Y , Z : K,      V : K,      Na : 1/K

By the scaling, Wdep is suppressed in proportion,  
and thus, leakage can be suppressed.



→ Good scaled I-V characteristics

$$W_{dep} \propto \sqrt{V/Na} : K$$



Down scaling is the most effective way of Power saving.

The down scaling of MOSFETs is still possible for another 10 years!

---

3 important technological items for DS.

New materials

1. Thinning of high-k beyond 0.5 nm
2. Metal S/D



New structures

3. Wire channel

# 1. High-k beyond 0.5 nm

# 0.8 nm Gate Oxide Thickness MOSFETs operates!!


*0.8 nm: Distance of 3 Si atoms!!*



- 1.2nm physical SiO<sub>2</sub> in production (90nm logic node)
- 0.8nm physical SiO<sub>2</sub> in research transistors

# There is a solution! K: Dielectric Constant To use high-k dielectrics

---



---

However, very difficult and big challenge!

Remember MOSFET had not been realized without Si/SiO<sub>2</sub>!

# Choice of High-k elements for oxide

## Candidates

● Unstable at Si interface  
H

- Li   Be      ① Si + MO<sub>x</sub> M + SiO<sub>2</sub>
- Na   Mg      ② Si + MO<sub>x</sub> MSi<sub>x</sub> + SiO<sub>2</sub>
- Na   Mg      ③ Si + MO<sub>x</sub> M + MSi<sub>x</sub>O<sub>y</sub>

K	Ca   Sc	② Ti   ① V   ① Cr   ① Mn   ① Fc   ① Co   ① Ni   ① Cu   ① Zn   ① Ga   ① Ge   ① As   ① Se   ① Br   ① Kr
---	---------	-------------------------------------------------------------------------------------------------------

Rh	Sr   Y   Zr	① Nb   ① Mo   Tc   ① Ru   ① Rb   ① Pd   ● Ag   ① Cd   ① In   ① Sn   ① Sb   ① Te   ● I   Xe
----	-------------	--------------------------------------------------------------------------------------------

Cs	Ba	③ Hf   ★ Hf   ① Ta   ① W   ① Re   ① Os   ① Ir   ● Pt   ● Au   ● Hg   ● Tl   ① Pb   ① Bi   ○ Po   ○ At   ○ Rn
----	----	--------------------------------------------------------------------------------------------------------------

Fr	Ra	○ ○   ★ Rf   ○ ○   ○ ○   ○ ○   ○ ○   ○ ○
----	----	------------------------------------------

★ La	Ce   Pr   Nd	○ Pm   Sm   Eu   Gd   Tb   Dy   Ho   Er   Tm   Yb   Lu
------	--------------	--------------------------------------------------------

★ Ac	Th   Pa   U   Np   Pu   Am   Cm   Bk   Cf   Es   Fm   Md   No   Lr
------	--------------------------------------------------------------------

● Gas or liquid  
at 1000 K

○ Radio active


B	C	N	O	F	Ne
Al	Si	P	S	Cl	Ar

HfO<sub>2</sub> based dielectrics are selected as the first generation materials, because of their merit in  
1) band-offset,  
2) dielectric constant  
3) thermal stability

La<sub>2</sub>O<sub>3</sub> based dielectrics are thought to be the next generation materials, which may not need a thicker interfacial layer

# Conduction band offset vs. Dielectric Constant






Leakage Current by Tunneling




XPS measurement by Prof. T. Hattori, INFOS 2003


# High-k gate insulator MOSFETs for Intel: EOT=1nm

HfO<sub>2</sub> based high-k








# Cluster tool for high-k thin film deposition



# $\text{SiO}_x$ -IL growth at $\text{HfO}_2/\text{Si}$ Interface



Phase separator



H. Shimizu, JJAP, 44, pp. 6131


$\text{SiO}_x$ -IL is formed after annealing

Oxygen control is required for optimizing the reaction

D.J.Lichtenwalner, Tans. ECS 11, 319


# La-Silicate Reaction at $\text{La}_2\text{O}_3/\text{Si}$

## Direct contact high-k/Si is possible



$\text{La}_2\text{O}_3$  can achieve direct contact of high-k/Si

# Gate Leakage vs EOT, ( $V_g = |1|V$ )




$\text{La}_2\text{O}_3$  at 300°C process make sub-0.4 nm EOT MOSFET

**EOT=0.37nm**

EOT=0.37nm

EOT=0.40nm


EOT=0.48nm




$0.48 \rightarrow 0.37\text{nm}$  Increase of  $I_d$  at 30%

However, high-temperature anneal is necessary for the good interfacial property


FGA500°C 30min





FGA700°C 30min



FGA800°C 30min




A fairly nice La-silicate/Si interface can be obtained with **high temperature annealing. (800°C)**



A small  $D_{it}$  of  $1.6 \times 10^{11} \text{ cm}^{-2}/\text{eV}$ , results in better electron mobility.


# Physical mechanisms for small Dit

① silicate-reaction-formed  
fresh interface




Fresh interface with  
silicate reaction

② stress relaxation at interface  
by glass type structure of La  
silicate.



FGA800°C is necessary to  
reduce the interfacial stress


# EOT growth suppression by Si coverage




Increasing EOT caused by high temperature annealing can be dramatically suppressed by Silicon masked stacks

**La<sub>2</sub>O<sub>3</sub>**


**W**



**TiN/W**



**Si/TiN/W**





**$K_{av} \sim 8$**

**$K_{av} \sim 12$**

**$K_{av} \sim 16$**

No interfacial layer can be confirmed with Si/TiN/W


# nMOSFET with EOT of 0.62nm




EOT of 0.62nm and 155  $\text{cm}^2/\text{Vsec}$  at 1MV/cm can be achieved

# Benchmark of La-silicate dielectrics

T. Ando et al., IEDM2009



Gate leakage is two orders of magnitude lower than that of ITRS



Electron mobility is comparable to record mobility with Hf-based oxides

# Metal (Silicide) S/D

# **Extreme scaling in MOSFET**

## Surface or interface control

### Diffusion species:

metal atom (Ni, Co)


Rough interface at silicide/Si

- Excess silicide formation
- Different  $\phi_{Bn}$  presented at interface
- Process temperature dependent composition

Annealing: 650 °C

Si(001) sub.

Epitaxial NiSi<sub>2</sub>



O. Nakatsuka et al., Microelectron. Eng., 83, 2272 (2006).

CoSi<sub>2</sub>


NiSi

TiSi<sub>2</sub>

Top view

Line width  
of 0.1 μm

Agglomeration




H. Iwai et al., Microelectron. Eng., 60, 157 (2002).

## Unwanted leakage current

- Edge leakage current at periphery
- Generation current due to defects in substrate


Variable leakage current  
in smaller contact




## Specification for metal silicide S/D

- Atomically flat interface with smooth surface
- Suppressed leakage current
- Stability of silicide phase and interface  
in a wide process temperature

**Deposition  
of Ni film**





**Deposition  
from  
 $\text{NiSi}_2$  source**



**Deposition of Ni-Si mixed films from  $\text{NiSi}_2$  source**

- **No consumption of Si atoms from substrate**
- No structural size effect in silicidation process
- Stable in a wide process temperature range


- *n*-type Si substrate, Si(100) with 400 nm SiO<sub>2</sub> isolation  
Doping concentration :  $3 \times 10^{15} \text{ cm}^{-3}$




### Schottky diode structures

- Measurement of electrical characteristics
- SEM and TEM observation
- XRD and XPS analysis


# SEM views of silicide/Si interfaces



**Ni source**



**$\text{NiSi}_2$  source**





## Ni source

- Rough interfaces
- Consumed Si substrate
- Thickness increase  $\sim 100$  nm

## $\text{NiSi}_2$ source

- Atomically flat interfaces
- No Si consumption
- Temperature-independent




Schottky diode structures


**NiSi<sub>2</sub> source**

**Ideal characteristics** ( $n = 1.00$ , suppressed leakage current)

**Suppressed reverse leakage current**

- ↑ - Flat interface and No Si substrate consumption
- No defects in Si substrate







- Ni-rich phases in the silicide layer are maintained with NiSi<sub>2</sub> source
- No distinct structure change at the interface
  - **Stable  $\phi_{Bn}$  and  $n$ -factor**
  - **No structural effect for silicidation**

# Wire channel

# Suppression of subthreshold leakage by surrounding gate structure





Planar




Surrounding gate

# Because of off-leakage control,


## Planar → Fin→ Nanowire





Planar FET



Double-Gate  
FinFET  
( $T_{si} = \frac{2}{3} L_g$ )



Omega  
FinFET  
( $T_{si} = L_g$ )




Nanowire  
FinFET  
( $T_{si} = 2L_g$ )


Fin FET

Nanowire FET


# Nanowire structures in a wide meaning



# Nanowire FET



ITRS 2009




## Si nanowire FET as a strong candidate

1. Compatibility with current CMOS process

2. Good controllability of  $I_{OFF}$


3. High drive current




1D ballistic conduction





Multi quantum Channel



High integration of wires




# Increase the Number of quantum channels



# Device fabrication



Si/Si<sub>0.8</sub>Ge<sub>0.2</sub>  
superlattice  
epitaxy on SOI



Anisotropic  
etching  
of these layers

Isotropic  
etching  
of SiGe




Gate depositions

S/D implantation  
Spacer formation  
Activation anneal  
Salicidation

# 3D-stacked Si NWs with Hi-k/MG

Top view




Wire direction :  $<110>$

50 NWs in parallel

3 levels vertically-stacked


Total array of 150 wires

EOT ~2.6 nm




C. Dupre *et al.*,  
IEDM Tech. Dig., p.749, 2008

# SiNW FET Fabrication





- (a) SEM image of Si NW FET ( $L_g = 200\text{nm}$ )  
(b) high magnification observation of gate and its sidewall.



Recent results to be presented by ESSDERC 2010 next week in Seville


Wire cross-section: 20 nm X 10 nm




On/Off $>10^6$ , 60 $\mu\text{A}/\text{wire}$

$L_g = 65 \text{ nm}$ ,  $T_{ox} = 3 \text{ nm}$

# Bench Mark



# $I_{ON}/I_{OFF}$ Bench mark






Planer FET  $1.0 \sim 1.1\text{V}$

S. Kamiyama, IEDM 2009, p. 431  
P. Packan, IEDM 2009, p.659


SiナノワイヤFET  $1.2 \sim 1.3\text{V}$

Y. Jiang, VLSI 2008, p.34  
H.-S. Wong, VLSI 2009, p.92  
S. Bangsaruntip, IEDM 2009, p.297  
C. Dupre, IEDM 2008, p. 749  
S.D.Suk, IEDM 2005, p.735  
G.Bidel, VLSI 2009, p.240






# Primitive estimation !



# Our roadmap for R & D

Source: H. Iwai, IWJT 2008



## Current Issues

### Si Nanowire

Control of wire surface property  
Source Drain contact  
Optimization of wire diameter  
Compact I-V model

### III-V & Ge Nanowire

High-k gate insulator  
Wire formation technique

### CNT:

Growth and integration of CNT  
Width and Chirality control  
Chirality determines conduction types: metal or semiconductor

### Graphene:

Graphene formation technique  
Suppression of off-current

Very small bandgap or no bandgap (semi-metal)

Control of ribbon edge structure which affects bandgap

Thank you  
for your attention!